

Silicon PNP Power Transistors

2SA648

DESCRIPTION


- With TO-3 package
- Wide area of safe operation

APPLICATIONS

- For low frequency and large power switching applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector

**Absolute maximum ratings(Ta=□)**

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-120	V
V _{CEO}	Collector-emitter voltage	Open base	-120	V
V _{EBO}	Emitter-base voltage	Open collector	-6	V
I _C	Collector current		-7	A
I _{CM}	Collector current-peak		-11	A
P _C	Collector power dissipation	T _C =25□	60	W
T _j	Junction temperature		150	□
T _{stg}	Storage temperature		-55~150	□

Silicon PNP Power Transistors

2SA648

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-25mA ; I _B =0	-120			V
V _{(BR)CBO}	Collector-base breakdown voltage	I _C =-1mA ; I _E =0	-120			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA ; I _C =0	-6			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-120V ; I _E =0			-0.1	mA
I _{EBO}	Emitter cut-off current	V _{EB} =-6V ; I _C =0			-0.1	mA
h _{FE}	DC current gain	I _C =-3A ; V _{CE} =-5V	30		120	
f _T	Transition frequency	I _C =-1A ; V _{CE} =-5V		10		MHz

PACKAGE OUTLINE



Fig.2 outline dimensions (unindicated tolerance:±0.1mm)